Could not find rtl_work.TB.vhd

--- Quote Start ---

if i am fast i can this weekend test all my testbench & project and monday/tuesday/friday show it to my master teacher to make all conclusions and finish the project.

--- Quote End ---

When you synthesize and simulate the code, pay attention to the warning messages from the tools. For example, in the files you sent me yesterday, there were warnings about uninitialized variables and signals missing from process statements. Read each warning, and edit your code to clear the error. Clearing as many trivial syntax errors as possible will help you see the real problems.

Cheers,

Dave