Forum Discussion
Altera_Forum
Honored Contributor
17 years agoI want to convert my RTL verilog description to gate-level or something like that. Some say that this can be done using the .vo file generated by Quartus. But I opened it and found nothing. It was just some instantiations from alteras components. Is there a way to do that?