Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Constraining PLL and Clock control block

Is there any way to choose wanted PLL and CLKCTRL block on chip? Here is example :

http://www.alteraforum.com/forum/attachment.php?attachmentid=12116&stc=1
No RepliesBe the first to reply

Recent Discussions

  • dpcsu's avatar
    ASx4 Interface debug in MSEL=111 (JTAG mode)
    2 hours ago
    dpcsu
  • sleh's avatar
    Avalon-ST configuration with Agilex 3 fails
    4 hours ago
    sleh
  • Anandhu's avatar
    MAX 10 FPGA Programming Failure via JTAG – nSTATUS & CONFIG_DONE as No Connect
    6 hours ago
    Anandhu
  • FAJIKON's avatar
    B32A (1591) Package Mechanical Drawing
    6 hours ago
    FAJIKON
  • mario's avatar
    Request for Cyclone V Pinout File Information
    7 hours ago
    mario
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo