Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Constraining PLL and Clock control block

Is there any way to choose wanted PLL and CLKCTRL block on chip? Here is example :

http://www.alteraforum.com/forum/attachment.php?attachmentid=12116&stc=1
No RepliesBe the first to reply

Recent Discussions

  • sittinhawk's avatar
    DK-DEV-AGI027-RA QSPI Verification Fails
    20 hours ago
    sittinhawk
  • BrianSune_Froum's avatar
    Cyclone 5 SoC FPGA Bank Supply Prerequisite
    1 day ago
    BrianSune_Froum
  • SDavi9's avatar
    AGILEX 5 Migration issue
    1 day ago
    SDavi9
  • Grayson123's avatar
    To INTEL - Request for Compliance Data from Analog Devices, Inc
    1 day ago
    Grayson123
  • dncmrc1's avatar
    Arria 10 GX RX max intra-differential pair skew
    1 day ago
    dncmrc1
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo