Altera_ForumHonored Contributor10 years agoConstraining PLL and Clock control blockIs there any way to choose wanted PLL and CLKCTRL block on chip? Here is example : http://www.alteraforum.com/forum/attachment.php?attachmentid=12116&stc=1Chip.JPG154 KB
Recent DiscussionsAgilex Reset_Release no associated clockMax10 Security BitAgilex5 Engineering SiliconAgilex 7 with LTM4700 PMBus-Compliant Voltage RegulatorLTC Connector DE10-Standard FPGA