Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Constraining PLL and Clock control block

Is there any way to choose wanted PLL and CLKCTRL block on chip? Here is example :

http://www.alteraforum.com/forum/attachment.php?attachmentid=12116&stc=1
No RepliesBe the first to reply

Recent Discussions

  • jo1's avatar
    Does the Post-Configuration BSDL Generator for Cyclone 10 LP require an NDA?
    44 minutes ago
    jo1
  • chandu_12867's avatar
    Agilex 5 A5ED043AB23AI2V with pcie and usb 3.1 design issue
    1 hour ago
    chandu_12867
  • Steve9's avatar
    Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy
    2 hours ago
    Steve9
  • Dennis_Nedry's avatar
    Manual checksum verification of CFM0
    5 hours ago
    Dennis_Nedry
  • ohfpga1's avatar
    IBIS models GTS banks agilex 5E
    18 hours ago
    ohfpga1
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo