Altera_ForumHonored Contributor17 years agoconnecting to Marvell's 88E6161Hi, I would like to connect my FPGA to Marvell's 88E6161 in order to decode and encode messages. Does someone has a reference design for it? Is there a megastructure that does this? Thanks, Nir
Recent DiscussionsMAX 10. No 3.0 V Schmitt Trigger I/O standardAgilex5 Engineering SiliconDoes direct connection of two AXI4 Masters to DDR Slave support auto-arbitration on Agilex 5?Arria 10: Remote Update Watchdog unpredicted behaviorCYCLONE 10LP Decouple capacitors