Altera_ForumHonored Contributor16 years agoconnecting to Marvell's 88E6161Hi, I would like to connect my FPGA to Marvell's 88E6161 in order to decode and encode messages. Does someone has a reference design for it? Is there a megastructure that does this? Thanks, Nir
Recent DiscussionsQuestionWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?1.8 V LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply DevicesSolvedAvalon-ST configuration with Agilex 3 failsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required