Forum Discussion
Altera_Forum
Honored Contributor
10 years agoThank you for your reply. I´d like to use a Cyclone iV device (EP4CE55F23C7N). There are 4 PLLs available. I will need one PLL for LVDS interface (camera) and one PLL for clock recovery from that LVDS device. So there are only two PLLs left. Therefore it will not be possible to drive each clock with one PLL output. And there is only one PLL out from each PLL - as far as I understood. So an external clock driver is a good idea. Even more I can shift the clock phase with the PLL.
For the address lines I will add two 25ohms resistors after splitting the signal out of the FPGA near the FPGA driver pin. As i also want to use OCT feature (50ohm impedance). Is that OK?