Mehdi1234New Contributor2 years agoConfiguring DDR4 interface as Slave Can DDR4 interface be configured as Slave. I want to make a FPGA based NV memory device having a similar electrical/protocol interface as SDRAM which means configuring the DDR4 interface of the FPG...Show More
Mehdi1234New Contributor2 years agoDo you have a better suggestion? Is the FPGA DDR3/4 Phy interface a DFI?
Recent DiscussionsRequest for COO infoJTAG Chain Broken on Agilex 7-I Dev KitFeasibility to implement 350MHz LVDS + soft-CDR on Cyclone 10LPQuestionWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?