Mehdi1234New Contributor2 years agoConfiguring DDR4 interface as Slave Can DDR4 interface be configured as Slave. I want to make a FPGA based NV memory device having a similar electrical/protocol interface as SDRAM which means configuring the DDR4 interface of the FPG...Show More
Mehdi1234New Contributor2 years agoDo you have a better suggestion? Is the FPGA DDR3/4 Phy interface a DFI?
Recent DiscussionsGTS Transceiver PLL UsageLVDS Compatibility with GTS Refclk (CML / HCSL)FPGA resource issue of Cyclone 10 GX devicesSDRAM ( Single Data Rate ) refresh verilogError : Arria 10 emif_reset_ interrupt acknowledge