Forum Discussion

New Contributor

5 years ago

Configuring Cyclone V with SVF/JTAG

I have a design that uses urjtag/FTDI2232 to configure a Cyclone V via JTAG using an SVF file. The FPGA seems to get configured reliably, but the lone verification command in the SVF always fails. ...

YuanLi_S_Intel

Regular Contributor

5 years ago

Hi Sir,

Apologize that programming Altera FPGA is not our main programming method. We use Quartus Programmer to program FPGA.

I found some guide from FTDI chip, hopefully it helps:

https://www.ftdichip.com/Support/Documents/AppNotes/AN_377%20Altera%20FPGA%20FIFO%20master%20Programming%20Guide.pdf

Thank You.

Regards,

Bruce

Forum Discussion

Configuring Cyclone V with SVF/JTAG

Recent Discussions

Cyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memory

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information