Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Configure one FPGA from another with a PFL

I started with an existing VXI/VME module design where a MAX II is used as the Backplane interface and configures the FPGA on the board from a parallel flash using the PFL megafunction. In this...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Alright, I am still looking for that easy out. However, I could write my own. I believe I just need to

1. request the bus the Flash is on.

2. get a permit for the bus.

3. read the flash to a FIFO (8x32 deep)

4. serialize the data and clock it over

also

5. i need to do the right thing with nCONFIG, nSTATUS, and CONF_nDONE.

6. store the Flash memory page number that I put the config file in.

7. ignore use of burst mode when reading Flash. I do not need speed.

It would be helpful if you could point me at the best format for the compiled

data and a timing diagram (Passive Serial).

What do you think?