"Component Instantiation" in VHDL

Hi, I have a question in component instantiation in my VHDL code. There are several components in my VHDL code. Some components share the same input and output ports. But, it seems...