Forum Discussion

MRavi1's avatar
MRavi1
Icon for New Contributor rankNew Contributor
7 years ago

Compilation error in pipemult project.

Error (275021): Illegal wire or bus name " " of type signal Error (12153): Can't elaborate top-level user hierarchy Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warn...
Vicky1's avatar
Vicky1
Icon for Regular Contributor rankRegular Contributor
7 years ago

Hi,

Check the connections of clock,wren(need to be wire) of ram instance & PRN, CLRN should connect inputs using pin tool.

please let me know if you have any different concern.

Regards,

Vicky

  • MRavi1's avatar
    MRavi1
    Icon for New Contributor rankNew Contributor
    7 years ago

    Thank you!