Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Code Optimization for FPGA

I was told the multiplier "*" in the code blow will dramatically slow down the operating speed(Fmax) of FPGA. But i don't konw why. Could somebody give me some hints on it? Any idea to optimize it? ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

alternatively, to multiply x by 2,3,4,5,6,7

use adders or shift

2*x (shift as you done it);

3*x (add above to x)

4*x (shift)

5*x(add 2*x to 3*x)

6*x(add 3*x,3*x)

7*x (add x to 6*x)