Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorClosing timing when extra levels of combinatorial logic is small inside of adder IP
I am trying to close timing using the Quartus Timing Analyzer recommendations. Unfortunately, it appears that there is always 1 additional level of combinatorial logic and this level always seems to...
Altera_ForumHonored Contributor
Honored ContributorQuartus allows you add pipeline registers inside their modules (though this increases latency)
