Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Clocked process triggered by pulse signal (VHDL question)

What I would like to do is to execute a clocked process whenever the rising edge of a pulse arrives. Here is my code: process (pulse, clk) variable newTrigger: std_logic:='0'; variable cnt: int...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Using a "rising_edge" function basically uses the specified signal as a clock. In an FPGA you can only use 1 clock per process.

But your code is rather confusing, because according to your code, even if you could use two clocks, as soon as there was a rising edge of pulse, newTrigger is instantly set back to '0'. So how did you expect it to work?