Altera_ForumHonored Contributor17 years agoclock pin assignments and cyclone III Hello there, I have 2 external clocks and currently I have assigned them to - Pin 91 of bank 6 with 3.3 LVTTL - Pin 22 of bank 1 with 3.0 LVTTL of my EP3C5E144C8 FPGA However Quartus...Show More
Altera_ForumHonored Contributor17 years agoIt is safe to ignore it, as long as you read the AN and designed your board in accordance.
Recent DiscussionsDownload links not workingJTAG Chain Broken on Agilex 7-I Dev KitQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredDO-254 Cyclone10LP / CycloneVAgilex 5 Power