Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorclock pin assignments and cyclone III
Hello there, I have 2 external clocks and currently I have assigned them to - Pin 91 of bank 6 with 3.3 LVTTL - Pin 22 of bank 1 with 3.0 LVTTL of my EP3C5E144C8 FPGA However Quartus...
Altera_ForumHonored Contributor
Honored ContributorIt's like a watch your step warning in a bus. Altera don't want to be held responsible for FPGA damaged by overshooting input voltages.
