Altera_ForumHonored Contributor10 years agoClock out from GX Transciever I'm planning on sending two lanes of JESD204B data down a QSFP cable. By my understanding this should be quite possible as there are four CML lanes in one direction which is enough for the two data l...Show More
Recent DiscussionsInquiry regarding purchasing FPGA licensesAgilex 3 BB18A package - patching MSEL1 and MSEL2 on interposerOperating temperature for 10M08DCF256A7GQuestion for LPDDR5 power sharing guidelineCyclone 10 LP's Extended Industrial parts