Altera_ForumHonored Contributor13 years agoclock loss detection Hi all! Any ideas to build a fast and robust clock loss detector? A reference clock is available.
Altera_ForumHonored Contributor13 years ago --- Quote Start --- The clock to be observed is used for asynchronous resetting only. --- Quote End --- And it passes a traditional reset synchronizer to obtain reset recovery time.
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information