Clock Data Recovery in Stratix V Transceiver

Question

Hello,

I'm working on a project where I'm using the Transceiver of Stratix V and it is operating at 2 Gbps. I'm trying to use the Clock Data Recovery (CDR) in Lock to Data (LTD) mode but the output is not as expected. It works fine when using Lock to reference (LTR) mode. In LTD, I'm asserting the rx_digitalreset signal after rx_is_lockedtodata stops toggling but it doesn't want to work properly.

So, what should I do? How can I make it function correctly?

Thanks

altera_forum · Answer

--- Quote Start ---

So, what should I do? How can I make it function correctly?

--- Quote End ---

Simulate it. Look at the first few documents here for instructions:

https://www.ovro.caltech.edu/~dwh/correlator/cobra_docs.html

The Arria V GZ part uses the Stratix V transceivers.

Cheers,

Dave

Forum Discussion

Clock Data Recovery in Stratix V Transceiver

1 Reply

Recent Discussions

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

carry chain tdc

Does the Post-Configuration BSDL Generator for Cyclone 10 LP require an NDA?

EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)

Timing Slacks inside Altera IP