Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

clk & i/o assignment on FPGA Board

I am testing my chip design using Apex Nios 2 board. However, my design was not done based on it. Hence, I would like to know: 1. How to connect an external clock input (from crystal) to a FPGA Bo...