Forum Discussion

New Contributor

2 years ago

Chip ID Reading using AVST Mailbox IP in Agilex

hi, We are debugging the acceleration board of agilex and want to get the chip id of the board. But when adding Mailbox IP to the project, many errors occurred in the synthesis. Our project can...

Programmable Logic Device

KellyJialin_Goh

Frequent Contributor

2 years ago

Hi,

For using the Mail Box IP, Signal tap has to be running and connected on Quartus. The documentation can be found on how to run signal tap on the left upper corner here for your reference: https://www.intel.com/content/www/us/en/design-example/763981/intel-agilex-7-fpga-chip-id-reading-using-avst-mailbox-ip.html

Hope this clear your doubts.

Thank you.

Regards,

Kelly

linyag

New Contributor

2 years ago

Hi,

In the manual of the mailbox, we can’t find that the chip id must be read through the Signal tap.

In addition, there are other ways to read the chip id for the agilex chip (without using the Signal tap, the user logic obtains the chip id like A10)?

thanks

Regards,

linyag

Forum Discussion

Chip ID Reading using AVST Mailbox IP in Agilex

Recent Discussions

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information

Cyclone 10 LP's Extended Industrial parts