change object mode to buffer error about TFlipFlop

i see Verilog can DT <= QQ ^ TT; but in vhdl is not the case. How to translate Verilog above to VHDL LIBRARY ieee; USE ieee.std_logic_1164.all; ENTITY TFF3 IS PORT ( TT, C...