Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Can lowering frequency cause design to not run

Hi I have a question on running designs at lower frequencies. With my limited study in B.E about setup and hold time issues, I have learnt that lowering frequency can allow a design to run beca...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

If you reduce the clock far enough things like DRAM won't work - they need refresh cycles at a specific rate.

Similarly some devices (some microprocessors, but probably not FPGAs) use capacitors as internal memory cells - so have a minimum operating frequency.