Forum Discussion
Altera_Forum
Honored Contributor
8 years ago@gj_leeson In the Cyclone IV devices, clock control blocks (clock buffer IP) that have inputs driven by internal logic are not able to drive PLL inputs. In other words there is no way to route the signal from a GPIO pin to the PLL. The PLL can only be driven by the dedicated clock lines.