Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

CAM(Content Addressable Memory) into QDRII+ / DDR3

Hi,

We need to implement a CAM using the QDRII+ / DDR3 memory. Basically a typical hash table implementation in FPGA.

Altera provides example design for binary CAM. The implementation is based on M9K embedded memory.

Is it possible to port the same CAM implementation into QDRII+/ DDR3 memory?

Are there any latency statistics available?

Thanks in Advance!

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    9 years ago

    What is the size of CAM that you need?

    The CAM design example uses an addressing method to implement a CAM, I do not think it is possible to do the same to DDRs.

    If you study the user guide, you will notice the big difference.