calculator arcsin(x)

Indeed, VHDL was designed for simulation only when it started. Then it was realised that it can be done for synthesis, great inventions started from garage and kitchen work...

By the way the netlist language(edif) was invented by two drunk engineers in a pub? really