Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

C3 AS configuration problem

I used one EP3C16F484I7 and one EPCS16I8N in my design. I just designed JTAG interface on my board. I can download .sof file to the FPGA and it works well. I can also download .jic file to the EPCS16...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Acc to the MSEL connection you have choosen AS Standard POR, that is correct for EPCS.

Vccd used for the PLL is 1,2V correct

Vcca used for the PLL is 2,5V correct

JTAG Pull up / downs are correct as well as the signals nConfig, nStatutus.

from the first sight at your schematics everything is OK

except that you have a 1K resistor between nCE and GND.

tie that signal with a jumper to GND

right out of my head i think that FvM explained why a couple of weeks ago in another thread here