Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

ByteBlasterII JTAG chain problem detected

Hi I´m trying to program a EP3C5E144C8N FPGA in JTAG mode using a ByteBlasterII cable. The pins are connected as indicated in the JTAG configuration of a single device using a download cable (Fig ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

The TDO signal should toggle during an integrity/infrastructure test since data is (should be) output from this line back to the 'blaster cable.

IIRC doesn't the byteBlaster take power from teh JTAG header, if so you

had better check you have power here too.

KR

Paul