Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Bus mux issues

Hi all, Im new to this forum and fairly new to CPLDS, so please bear with me I have got by with schematic entry so far, and hope to keep doing so for the time being. Anyway my iss...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Hi,

Your design looks ok to me so far...

It is clear that at any given value of sel/dir only one buffer is switched on so I don't expect contention in your design itself.

However, your test of cutting off of host drive points to the problem being a contention with host. Check that the host is cut off from there, not from your AND gates.

Similarly the sram should not drive when written to.