Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorbursts with NIOS II and avalon-mm clock crossing bridge
My prob.: I have to store small data at high speed at the ddr ram(up to 20-160 bytes of data every 100µs). So maybe I need bursts. Just have to be fast when I write. The reading time doesnt bug me...
Altera_ForumHonored Contributor
Honored ContributorYou won't have bursts using the IOWR macro because it does a single write operation. To have bursts you need to either use a DMA engine that supports bursts, or have the CPU write to its data cache (using traditional pointers) and force it to dump the cache when finished.
