Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

block ram area equivalent in logic elements , Cyclone iv

Hi, I have several designs synthesized on cyclone iv fpga and all of them use only 2 resources : Logic elements and Block Rams (M9k). I want to compare the area consumption of the designs , but...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

The synthesisor will also auto generate code into syncrams without you realising, or pack common logic together that you didnt realise was common. Shift registers are a common example. You can stop the synthesisor doing this via settings or instance assignments in the qpf, but usually this may only be neccesary for tight timing requirements.