Altera_ForumHonored Contributor14 years agoBidirectional buffer Hi, I am working on Altera FPGA. Please help me to code a Bidirectional bus using HDL. Can anyone share a code for this. Regards, freak
Altera_ForumHonored Contributor14 years agoSorry. You are right, Tricky. As I said I wrote the code without checking
Recent DiscussionsAgilex 7 FPGA Availability on Cloud Platforms (AWS, Azure, GCP)?AGRW027R28A2I2V Thermal ModelWhy does PTA show zero W for F-tiles in Hierarchical Design EditorArria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerWorst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)