BEMICRO MAX10 Altera SDRAM controller from QSYS

I'd like to export the Altera Avalon-MM SDRAM controller from QSYS on my BEMICRO MAX10 FPGA eval board.

I won't be using NIOS-II, but my own (and open-source) custom verilog hardware.

The plan is to attach the SDRAM controller to a soft-core CPU called the J68, which is a Motorola 68000 cpu.

Previously, I have successfully connected the User Flash Memory using the on-chip flash IP. It's also through QSYS, but doesn't seem to require an SOPC/system/other configuration.

It looks like I have to fake a clock and reset inside QSYS, just to remove the errors, so that I can properly export the SDRAM controller.

Any other suggestions, helpful hints, or make-sure-to-dos when dealing with the controller in this fashion?

Thanks

Keith