Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Beginner questions on HDL component mapping

Hello, I have a couple of confusing points about component port mapping, which I would really appreciate some explanation on. 1) Do the inputs map to inputs only? Can an output of a comp...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Thank you FvM.

Sorry I have made a mistake. The code considers a signal, CLK, being mapped to outputs of two components. I am confused as to what happens in this cae and why would you use such multiple mapping.

Thank you.