Altera_Forum
Honored Contributor
12 years agoAvalon MM/ST/SGDMA Byte ordering
Hi,
I'm using the SGDMA IP core to transfer some data from Avalon MM interface to Avalon ST interface and back to Avalon MM. Everything 32 bit width. NIOS->Memory-> Avalon MM -> SGDMA -> Avalon ST -> ST-FIFO-ST -> ST-My_Component-ST -> ST-FIFO-MM -> NIOS Using MY_component, I'm trying to simply zero out the upper nibble of each word. Bits 15:12 = 0 and Bits 31:28 = 0. When I read in NIOS, it seems to be zeroing out the wrong bits and I can't seem to figure out which is which. I think somewhere there is byte reordering and I don't know how/where. I read somewhere that ST/MM have different byte ordering. And there is a parameter in the SGDMA core for byte reordering which makes it even more confusing. Has anyone faced this and point out where what happens? :confused: Cheers Zubair