Forum Discussion

New Contributor

5 years ago

Avalon-MM Arria V Hard IP for PCI Express Intel FPGA IP: waitrequest high

We evaluate the performance of the PCIe IP with Avalon MM interface on the Arria V FPGA. We only achieve a data rate of 1400*10^9 bytes per second which is less than written in the "PCI Express High ...

Rahul_S_Intel1

Frequent Contributor

5 years ago

Hi ,

To understand the issue more , kindly let me know which wait request you are mentioning , for Avalon MM there are more than one waitrequest signal. so kindly let me know which specific waitquest signal you are mentioning.

If you can let me know with respect to the block diagram mentioned , that will be great.

Page no:140

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-01105-1_6.pdf

fvult
New Contributor
5 years ago
Signal TxsWaitRequest_o in Figure 7–34 on page no 139

Forum Discussion

Avalon-MM Arria V Hard IP for PCI Express Intel FPGA IP: waitrequest high

Recent Discussions

Cyclone 10 LP's Extended Industrial parts

Quartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required

Quartus Pro simulation libraries for Riviera Pro

LTC Connector DE10-Standard FPGA

Inquiry regarding purchasing FPGA licenses