Forum Discussion

GBeck's avatar
GBeck
Icon for New Contributor rankNew Contributor
5 years ago

Arria10 IOPLL odd phase shift behavior

Seeing some strange behavior when performing a simulation of an IOPLL. The IOPLL is configured within a QSYS sub-system. The IOPLL utilizes a 125MHz ref clock. Multiple output clocks are required....