Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Arria V LVDS IO

Hello, Knowledge base (http://www.altera.com/support/kdb/solutions/fb128391.html) states: "You must assign the LVDS I/O standard-enabled pins in the right I/O bank as PLL clock input pins only"...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Thanks fpgabuilder!

What is confusing to me is that those none of the pins on the right side of the device support LVDS - not even the clock input pins. At least this is true for 13.0dp1. I am not using any PLL inputs on that side, but I am using some of those pins as regular I/O.

Are you saying that those pins shown as "PLL/DLL related" should only be used for PLL inputs?

If that is the case, one of those pins is a DQS (pin T1 in your device), which pretty much makes that DQ group unusable for DDR -- does that sound correct?

Thank you!