Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Arria PLL Reset

I have a LVDS Reciever running at parallel clock of 162MHz and a 4:1 serialisation. When I use the altlvds megafunction with no reset input and only the "PLL_Locked" output for signaltap use, it w...