Forum Discussion
Altera_Forum
Honored Contributor
16 years agoHi dhtang,
thank you for your answer! I checked this. In my design the reference clock pre devider is 1. I also checked the pll_locked signal. It goes low if I press the reset button. Kippis