Forum Discussion

Icon for New Contributor rank

New Contributor

5 years ago

ALTLVDS_RX input clock jitter mitigation

We are using ALTLVDS_RX on a Arria V type FPGA to receive data from a MIPI D-PHY device as described in https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an754.pdf In this...

Icon for New Contributor rank

New Contributor

5 years ago

Hi Eng Wei

thanks for your reply.

We are using ALTLVDS_RX in non-DPA mode.

Thanks

Icon for Frequent Contributor rank

Frequent Contributor

5 years ago

Hi User Von SCS

Are you able to try out DPA mode to overcome your design issue?

Thanks.

Eng Wei

UVonS
New Contributor
5 years ago
Hi Eng Wei

I only have limited understanding of the ALTLVDS_RX DPA mode.

We are seeing spurious clock jitter at the ALTLVDS_RX clock input which in turn seems to cause wrong acquisiton of the data (ALTLVDS_RX PLL lock remains). So "usually" transmission is working fine, and only sometimes this clock jitter occurs in the transmitting device for a short time causing CRC errors. Ideally we want to avoid CRC completely in this case.

Can DPA mode be used to solve this kind of problem?
- EngWei_O_Intel
  Frequent Contributor
  5 years ago
  Hi User Von SCS
  
  It really depends on how the jitters look like. If it is a phase shift, it will work. If the clock is heavily distorted, then problem might still exist.
  
  Using external PLL allowing us to control parameters like bandwidth setting, it might or might not help depends on the jitters behaviour.
  
  The best solution is still fixing the source that is causing the jitters, as a clean source is important to feed FPGA.
  
  Meanwhile, I will be off for a week from now. Allow me some time to get back to you if you have further question.
  
  Thanks.
  
  Eng Wei
  - EngWei_O_Intel
    Frequent Contributor
    5 years ago
    Hi User Von SCS
    
    Are you able to resolve the issue?
    
    Thanks.
    
    Eng Wei