Forum Discussion
Altera_Forum
Honored Contributor
14 years agoHi Rick,
--- Quote Start --- It's simply O/E or E/O conversion --- Quote End --- Ok, so the lock-to-reference and lock-to-data modes would be needed. --- Quote Start --- It's pretty cool that you provide your design details. I really would like to look into the clocking methods you mentioned: lock-to-reference, or lock-to-data. Can the clock methods choose by configuration or external control? --- Quote End --- You can configure the Stratix IV GX transceivers as manual or automatic. The Stratix II GX might be different, I have not looked at their data sheets. --- Quote Start --- The preamble could be programmed by myself. Still, I have no idea how long it needs to be the worse case lock-to-data. I will check it out soon with two dev boards with Altera Stratix II GX FPGA. --- Quote End --- Given that you control the preamble, it should be possible to make it work. --- Quote Start --- Where can I get more information or datasheet of clocking methods? --- Quote End --- Listen to the transceiver webinar on the Altera web site. I think its the 2.5hr one. It has a nice overview of all the transceiver features. Lets see if I can find it: This one is 0.5 hrs: http://www.altera.com/education/training/courses/osiigx1115 This one is 2.5 hrs: http://www.altera.com/education/training/courses/o40nm1110 I'm pretty sure these both had comments on LTD and LTR modes. Just skip the boring parts :) --- Quote Start --- If you have any questions on the high speed operation like 10GE, let me know. --- Quote End --- I will, thanks! Cheers, Dave