Altera_Forum
Honored Contributor
10 years agoaltera set_false_path summary
hi,
in my .sdc file, i have declared some false paths such as - set_false_path -from [get_clocks {*}] -to [get_clocks {*}] set_false_path -from [get_ports reset_n] the compilation/design implementation happens properly. i wanted to know after compilation/fitting, where can i get a summary of the false paths showing the constraints have been picked up and are OK? i.e. just like after compilation, we get a clocks summary, in the timequest window, indicating all the clocks and frequencies, is there some timequest option (or report) indicating all the paths that were set as false path in the sdc? i am using quartus II. please let me know .. altera/quartus beginner here ... :) z