altera_pll + altlvds_rx = problems with fitting

Hello forum, i wanna create a lvds reciever with deserializer logic, iam using Cyclone 5 E (5cefa7f31i7n). I try to create 1 pll in 5B bank (lvds mode with 8 clkouts), and 4 altlvds_rx, in between...