Altera_ForumHonored Contributor15 years agoALT2GXB reset sequence without RX Clock Hello. I'm creating a reset controller for a new design that utilizes the Arria GX transceivers. I'm targeting PCI Express x1. I'm seeing that the rx_pll_locked signal is incorrectly being asserted b...Show Moremultiple-attachments.zip286 KB
Recent DiscussionsAvalon-ST configuration with Agilex 3 failsJTAG Chain Broken on Agilex 7-I Dev KitQuestionQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?