Forum Discussion

shivajim's avatar
shivajim
Icon for New Contributor rankNew Contributor
1 year ago

Agilex Clock Primitives (Mux/Dividers on Clock Network)

Hello, Are their any primitives like bufgmux, bufgdiv in altera/agilex FPGA which help user to add mux or dividers to the clock network instead of fabric resources? If yes what are those, and how to...
Configuration
Fpga Devkit
RichardT_altera's avatar
RichardT_altera
Icon for Super Contributor rankSuper Contributor
1 year ago

We noticed that we haven't received a response from you regarding the latest previous question/reply/answer, and will now transitioning your inquiry to our community support. We apologize for any inconvenience this may cause and we appreciate your understanding.

If you have any further questions or concerns, please don't hesitate to reach out. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support.

The community users will be able to help you on your follow-up questions.

Thank you for reaching out to us!

Best Regards,

Richard Tan