Agilex Clock Primitives (Mux/Dividers on Clock Network)

Hello, Are their any primitives like bufgmux, bufgdiv in altera/agilex FPGA which help user to add mux or dividers to the clock network instead of fabric resources? If yes what are those, and how to...