Forum Discussion

Honored Contributor

11 years ago

Acheiving 480Mbps on Max10 A7 FPGA(FPGA Beginner)

Hi, In my new design i have selected Max10 A7 FPGA. i have a specific constraint for a particular signal. the signal have 480Mbps data rate and it should be connected to LVCMOS 1.2V IO. Is it ...

Altera_Forum

Honored Contributor

11 years ago

I wasn't aware USB HSIC uses DDR and none of the previous postings mentioned DDR.

So, as per my other response to sujesh's other post (http://www.alteraforum.com/forum/showthread.php?t=48516), yes it could work.

Regards,

Alex

Forum Discussion

Acheiving 480Mbps on Max10 A7 FPGA(FPGA Beginner)

Recent Discussions

Regarding Power-Up Sequence for Agilex 5

Cyclone V SoC 5CSXC6 Series GXB Utilization and Limitations

How to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?

Agilex 3 PLL in Source Synchronous mode ?

writing a word to cfm1 using on chip flash ip on max10