Altera_ForumHonored Contributor10 years agoAccessing same memory address from HPS and FPGA Hello everyone! I am trying to accelerate some computation by developing an accelerator in the FPGA. My idea is to replace the function invocation for a "hardware" invocation, passing some requ...Show More
Altera_ForumHonored Contributor9 years agohttps://support.criticallink.com/redmine/projects/mityarm-5cs/wiki/writing_to_hps_memory
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts