a question about verilog hdl?

As FvM suggested, the only difference in the synthesis can arise if using the same condition to perform two (or more) different operations.

In this case the best practice is to try to optimize the code from the beginning by selecting in the condition (a==0) the minimum number of bits of a that, being equal to zero, guarantee the required condition. In this way you certainly optimize the synthesis.