A problem of gate-level simulation of PLL dynamic phase shift in Cyclone III

Hi, I am now doing the gate-level simulation of PLL dynamic phase shift in Cyclone III, using the interface such as phasedone, phasestep and phasecounterselect. In it, c0 and c1 are two output ...